



NASA-CR-204773

# DEVELOPMENT OF 256 x 256 ELEMENT IMPURITY BAND CONDUCTION INFRARED DETECTOR ARRAYS FOR ASTRONOMY

FINAL REPORT JUNE 1997

PREPARED FOR NASA - AMES RESEARCH CENTER MOFFETT FIELD, CA 94035-1000

RESTRICTIONS ON PRINTING AND DUPLICATING. NASA CLAUSE 18-52.208-81, AUG 93. FAR SUPPLEMENT.

CONTRACT NO.: NAS2-14321 (MXD)
CDRL SEQUENCE NO. 002
REFERENCE NO. DM LK90-0015/01

# DEVELOPMENT OF 256 X 256 ELEMENT IMPURITY BAND CONDUCTION INFRARED DETECTOR ARRAYS FOR ASTRONOMY

#### FINAL REPORT

**JUNE 1997** 

Contract Number NAS2-14321 (MXD)
CDRL Sequence Number 002

Prepared For NASA - AMES RESEARCH CENTER

Prepared By
Mr. George Domingo, Program Manager

SANTA BARBARA RESEARCH CENTER
75 COROMAR DRIVE
GOLETA, CALIFORNIA 93117

### TABLE OF CONTENTS

	SECTION	PAGE
1	EXECUTIVE SUMMARY	1
	1.1 Program Objective. 1.2 Program Approach 1.3 Program Execution. 1.4 Experimental Results. 1.5 Future Activity. 1.6 Cost and Schedule.	1 2 2 3
2	INITIAL DATA ANALYSIS	4
3	EPITAXIAL GROWTH	
	3.1 Epitaxial Wafer Selection	9 11
4	DETECTOR FABRICATION	16
	<ul> <li>4.1 Wafer Selection</li> <li>4.2 Detector Wafer Processing</li> <li>4.3 Back End Processing</li> </ul>	18
5	DETECTOR TEST	23
	<ul> <li>5.1 Test Preparation</li> <li>5.2 Detector Test Facilities</li> <li>5.3 Detector Test Results</li> </ul>	23
6	READOUTS	30
7	SCA FABRICATION	33
8	SCA TEST RESULTS	34
9	CONCLUSION	37
	SF298 REPORT DOCUMENTATION PAGE	39

#### **FIGURES**

FIGU	JRE TITLE	PAGE
2.1	I vs. (1/T) shows a linear region between 8 and 9.5 K that may indicate an activation energy of about 12 meV	6
2.2	I versus 1/T data fits two activation energies	7
3.1	SRP qualifies the epi run showing the right concentration at the transparent contact as well as detecting layer	13
3.2	SRP at Solecon Laboratories performed at the end of the process confirms the desired epitaxial profile on the NASA 5 epi run	14
4.1	Wafer map of the CRC 778 IBC detector mask	21
4.2	Layout and bonding diagram of the CRC 603 fanout used to test the 128 x 128 detector arrays	22
5.1	Detector test station used to measure Signal and Noise	25
5.2	Dual Grating Diffraction Spectrometer measures relative spectral response from 0.2 to 30 μm	26
5.3	Spectral response from three IBC arrays of different detecting region thickness show improved response at the lower wavelengths as the detecting thickness increases.	29
6.1	Architecture of the CRC 744 readout	31
6.2	Signal path of the CRC 744 readout	32
7.1	Bonding diagram of the IBC SCAs (744/778)	33
8.1	Gray plot of the quantum efficiency of SCA 011	36

#### **TABLES**

2.1 Dowle assument density	(J <sub>d</sub> ) and other performance information	
2.1 Dark current density on selected detector	rs from previously fabricated lots	8
3.1 Number of wafers w concentration and e	rith the implemented arsenic epi thickness	9
3.2 Arsenic concentration for the arsenic trans	ons and implant energies used sparent contact experiment	11
4.1 The wafers selected step lots	for the three and six masking	17
4.2 NASA wafers that w	vere replaced	18
4.3 Wafers selected for	further processing	19
promising epitaxial	verformed to select the most wafers for good dark current iency	24
5.2 Test results on the 1	8 parts fabricated in the program	27
7.1 SCA Assembly histo	ory	33
8.1 Six SCAs Tested		34
8.2 Biases and clock va All other SCAs wer	lues used to test SCA 011. re tested in a very similar manner	35

#### **ACRONYMS**

DOE Design of Experiment
IBC Impurity Band Conduction
IRAC Infrared Array Camera
MED Microelectronics Division, Hughes, Newport Beach
NASA National Aeronatics and Space Administration
SAO Smithsonian Astrophysical Observatory
SBRC Santa Barbara Research Center
SCA Sensor Chip Assembly

SIRTF Space Infrared Telescope Facility
SRP Spreading Resistance Profile

#### 1 EXECUTIVE SUMMARY

#### 1.1 Program Objective

In the past, the work on this technology addressed scanning applications, gain mode operation and operation at as high a temperature as possible (around 11.5 K). The Program objective of the 256 X 256 Si:As Impurity Band Conduction (IBC) detector development was to improve the sensitivity and performance of the large staring IBC detector arrays with an emphasis in understanding the dark current mechanism. We wanted to demonstrate operation of these arrays at very low cryogenic temperatures (<7K) and decrease the dark currents without degrading the quantum efficiency and uniformity of the devices.

A second objective was to verify the producibilty of these IBC arrays in larger staring formats, 256 x 256 arrays with future growth to 1024 x 1024 arrays, than have been done previously. The 256 x 256 arrays are the formats needed for the Space Infrared Telescope Facility (SIRTF) program.

#### 1.2 Program Approach

The program followed the plan below:

- 1) Analyze existing Si:As IBC data and retest selected test structures to determine the most promising epi "recipes" that would result in low dark current detectors.
- 2) Based on the above analysis and tests, fabricate on at least 40 wafers a variety of Si:As IBC epitaxial layers at the Hughes facilities at Newport Beach, the Microelectronics Division (MED)
- 3) Select a variety of epi wafers and fabricate one lot of IBC detectors.
- 4) Dice at least 10 wafers, hybridize detectors from these wafers to fanouts and characterize the detectors for quantum efficiency, spectral response, noise and dark current.

5) Based on the tests above, hybridize detectors from the most promising wafers to CRC744 readouts purchased from the Smithsonian Astrophysical Observatory (SAO) program, test and deliver three Sensor Chip Assemblies (SCAs).

#### 1.3 Program Execution.

Santa Barbara Research Center (SBRC) performed all the tasks in the original statement of work. SBRC analyzed and took data on detectors fabricated from six recent IBC lots and based on the data, prepared an epi growth plan of six epi runs parametrically changing the epi thickness, the arsenic concentration and the transparent contact impurity type, through a set of plausible values. In addition, the effort was supplemented by the SAO program for which three additional runs were planned.

We grew IBC epi layers on 96 high resistivity. We selected 35 wafers and processed two lots of IBC detectors one using a six and the second a three masking step process. From these we selected 14 (eight from the SAO program) wafers to complete the indium bump process.

All but two wafers were diced and 18 parts were hybridized to fanouts and tested. From these tests we found that only three NASA wafers and three SAO wafers had a residual impurity low enough to fully deplete the detecting layer and thus attain sufficiently high quantum efficiency. We fabricated six SCAs, two from each one of these NASA wafers using CRC744 readouts, tested them, and delivered the six SCAs to NASA Ames.

#### 1.4 Experimental Results

The first epi runs fabricated had a residual impurity larger that 3E12 cm<sup>-3</sup>, which made it impossible to fully deplete the detecting layer with biases lower than the breakdown voltage. Thus, only three NASA runs (and three SAO runs) provided detectors which could be fully depleted and achieve high quantum efficiency. The dark current measured on these parts is quite low and there is some evidence that the six masking step process results in detectors with larger activation energies at low temperatures and, therefore, considerably lower dark currents at 8K.

#### 1.5 Future Activity

The next program should restudy and further analyze the data from some of the samples that were not fully depleted to extract additional information on the dark current mechanisms. We should repeat some of the epi variations we tried in this program with lower residual impurity concentration. In addition, the next program should look at the effects of a steeper As concentration transition between the detecting and the blocking region, a possible dark current and noise mechanism factors that we were not able to include in our study.

#### 1.6 Cost and Schedule

This program was a fixed price contract and thus it was performed at cost. The funds did not allow us to perform all the tests we would have liked to do on all the samples we fabricated. Nevertheless, we fabricated more epitaxial wafers and fabricated two rather than one lot of detectors.

The delivery of the parts was about six months behind schedule, partly because of delay in growing the epi, the fabrication of two lots instead of one, technical problems that caused delays in testing the parts, and analysis of the complicated results.

#### 2 INITIAL DATA ANALYSIS

The mechanisms which generate dark current in IBC detectors at low temperatures are not well understood. This is due to (1) the complexity of the physics needed to model the possible dark current mechanisms and (2) the difficulty in performing experimental measurements which would provide the values of the physical parameters to insert in such models. Consequently we approached the problem in an heuristic fashion. From first order physical principles we expect the dark current to depend on at least several parameters. Arsenic concentration determines the average distance between arsenic atoms to each other and to compensating impurity atoms, hence affecting the average ionization energy, hopping mobility and average coulomb attraction between impurity band hole and compensating site. These effects may play a role in generating dark Increased electric field strength also lowers the ionization energy and may cause additional effects which generate dark current. It is also possible that detector processing can affect dark current through poorly understood mechanisms.

Consequently we spent the first three months of the program selecting which recent IBC lots that had already been tested would be relevant towards the understanding of the dark current effects. We selected six lots, some because they showed low dark current, including one lot (CRC 591) that had been successfully tested at NASA Ames; others because they had been extensively characterized.

In parallel, we prepared the hardware to test the dark current on those detectors for which that data had not been taken, and measured lower dark currents than we have taken in the past. The tests were performed on a capped multi-chip dewar. At this initial stage we performed two tests, a I-V test at 10 and 8K to understand the breakdown properties and an I vs. (1/T) from 8 to 14K to study the activation energies.

We measured activation energies of about 22. 2 meV above 10K and 14 meV below 10K on a couple of samples. These measurements were limited by the electrometer, which could reliably only measure down to 5E-15 A. The fanouts we used to measure the dark current combine in parallel arrays of either 10 x 10 or 21 x 21 30 square micron pixels. Thus, the lowest current density we are able to measure reliably is

between 2 and 5 E-12 A/cm<sup>2</sup>. This value of the current density is higher than the expected dark current at 8K. Thus, some of the dark currents listed at that temperature were probably limited by the measuring system.

Figure 2.1 shows the I vs. (1/T) measurement which was used to calculate the activation energies. This specific test die from wafer seven of lot 639 - 3, fabricated on IR&D in 1991, resulted in the lowest dark current measured. The breakdown voltage on this part is about 3 volts at 8K. Figure 2.2 shows data from a test die from the 784 lot. This lot had higher dark current than the other test die, but the data fit very well at two activation energies - 22.2 meV above 10K, and 14 meV below 10K.

Table 2.1 shows the results of the entire data measurement and analysis. The column titled "new dark current test," lists all the additional data taken in this initial program task. We considered the effects of different detecting epitaxial thicknesses, transparent contact types and concentrations, As concentrations and residual doping impurity concentrations on the dark current. However, the results, when sorted for different epi runs and resulting dark currents, did not give any clear indication of what needed to be done to get lower dark current, except to lower the residual impurity concentration of the detecting layers.




Figure 2.1 The log plot of the I vs. (1/T) shows a linear region between 8 and 9.5 K with an activation energy of about 12 meV.

#### Si:As IBC, 0784-01-31-001, Diode 15




Figure 2.2 The log plot of I versus 1/T data fits two activation energies.

# Table 2.1 Dark current density $(J_d)$ and other performance values on selected detectors from previously fabricated lots

													wksht	.xis										
Part	Part Identification Dark Current Data							Jd 🐠 5K		Ma	terial D	ata												
						Dark curr	ent den	sity at 1	OK (pA/so	ı.cm)													$\neg$	
								•	•								1						- 1	
																							- 1	
																							- 1	
																							- 1	
														New Da	rk current	tests		ĺ					- 1	
			-				407			10K-			10K-	1000 00	14 00.10.11	103.5		source	Profile				Back	
					i		10K-		1									(NB.		As	١	l N	impl	
		- 1		Full		1	BK act.			8K act.			BK act.	1					G=graded					
			Test	depleti			energy			energy			energy	L			1000	1200,	S=step	conc.		comp		
Lot	Water	Die	seq.	on bias	Bias	Magnitud	(meV)	Bias	Magnitud	(meV)	Bias	Magnitud	(meV)	101	E2 0 1V	Jd <b>©</b> 5K	J @ BK	800)	F=fla1	(e17)	(um)	(e12)	_	
84-1	19	2	1	-2.5	-1	23		-2	77		-2.5	129									L		Y	
84-1	31	1	2	-2	-1			-1.5	11		-2	76		12.9	29.1	4.0E-17					L	<u> </u>	Y	
,,,,,	31	-	-																					
	-		_			22		-2.5	101						~				•	3.5	29	0.8		
7-1	1	204	6	-0.8	-1.5	23											<b></b>			3,5	29	0.8	$\Box$	
07-1	1	204	6	+0.B_	-1.5	23		•2.5	101					43.6	29.3	5.7E-16	3.4E-11			4.5	30			
7-1	13	205	1	-0.9	-1.5	59	— Н	-2.5	246					12.6			4.0E-11	Η.	ame as abo		<del>  ~~</del>		-	Sanve epi r
07-1	14	205	1	-0.9	-1.5	285		-2.5	1110					5.5	31.5	3.7E-13	UE-11		ame as abo	4,6	38	3	$\vdash \vdash$	Carrie epi i
07-1	18	204	3	>-3	-3	1630	L	-4	6390	17									<del></del>		31	0.7	$\vdash \vdash$	
07-1	24	204	4	+0.6	App	ears to h	eve large	dark c	urrent				لــــــا					<b>—</b>	•	4,7	31	1.0.7	┝╼┥	
07-1	24	205	3				Same as	evoda a						17	33.4	2.5E-18	6.8E-12		<u> </u>	├	<del> </del>	₩	<b>⊢</b> —Н	
07-1	24	205	3				Same as	s above						16.3	32.6	5.5E-18	8.7E-12		<b>.</b>	<u> </u>	↓	1	ш	
07-1	30	204	3	-4	-2	86.		-3	308		-4									3,5	38	2.5		
07-1	34	204	3	-1	-1.5	17		-2.5	63							_				3,6	30	1_		
			1	<u> </u>	-1.5	46000	12	-2.5	595000	11	-3	2E+06	11			-	1		•	3.6	36	107		
07-1	39	204		<b>├</b> ──		160	1.5	-2.5	596		-3	1365	—	-					ame as abo	We .		1		
07-1	43	205	2	<u> </u>	-1.5		<del>                                     </del>			$\vdash$	3	1303	<del></del>				1	_		3,6	30	2		
07-1	48	205	1	-1	-1.5	952		-2.5	3387					_						3,7	38	2	$\overline{}$	
07-1	52	204	4	-2	-1.5	164*	L	-2.5	504										<del></del>	<del></del>	1-00	<del> </del>	-	
	1		<u> </u>						<b></b>					_				NB	<del> </del>	5.7	7.	+		
			٠ -	1 -1	-1.5	180		-2	331		-2.5	675	17	ļ							<del>+</del>	16.		
78-1	1 5	2	6	1 -2	-1.5	256		•2	507		-2.5	1028		16.1	29.9	3.8E-18	4.4E-12	NB		5,7	29	2.5	$\vdash$	
78-1	5	1	6	-2	-1.5	256		-2	507		-2.5	1028		11.8	22.9	2.7E-16	8.2E-12	NB.		5,7	29	2.5	$\vdash$	
78-1	7	1	6	-1.7	-1.5	273		2.5	789		-3	1334	17		L			NB_	-	4.6	37	1.2	⊢-	
78-1	9	1	В	-1.6	-1	244		-2	721		-2.5	1196	16	14.4	29.7	8.9E-17		NB	<u> </u>	5,6	37	1		
78-1	9	1	8	-1.6	-1	244		-2	721		-2.5	1196	16	12.3	20.2	4.9E-16	2.4E-11	NB		5,6	37	1.1		
	1 -		<u> </u>	<del></del>	_	1													<u> </u>	1	1			
707-2	14	204	2	>>-2	-0.75	12700	1	-1	24500	11	-2	1E+06	12	I				800	1 1	7	28	45	Y	Poor I-Vs fo
07-2	_	205	<del></del>	1	-0.75	1.2.20		t —	1	1				11.4	24.6	3.1E-13	6.3E-09	800	L	7	28	45	Гу	Poor I-Vs f
				<del>                                     </del>	<del> </del>	+		<del>                                     </del>	1		$\vdash$		1	10.7	26.2	5.7E-13	6.3E-09	800	1.1	7	28	4.5	у	Poor I-Vs to
07-2		205	<del>  _</del>	<del> </del>	0.35	2000	<del>                                     </del>	-1	6000		-2	75000	1	1	T		1	800		3,6	27	100,4	У	Peak at BL
707-2		204	3	>-3	-0.75	2200	<del></del>			-		401000	12	7.89			2.4E-10	800		4,8	26	30		1
707-2		204	3	1	-0.75	1940	7	-1	3130	6_	-2	-01000	<del>  '-</del>				1.1E-09	1	<del> </del>	1 7	<del>1</del>	<del> </del>	1	1
707-2	23	204				<u> </u>		<u> </u>	<b>—</b>	-	<u> </u>	<u> </u>	├	7.98		<del></del>		NB	<del>  •</del>	4.7	39	0.8	<u> </u>	Steeper sic
707-2	28	301	4	NA	-0.5	22	1	-0.75	39	L	-1	90		10.7	<b></b>	<b></b>	9.6E-11		<del></del>	4.7	+ 39	<del>1 '' ''</del>	-	
707-2	28	301	4	NA	-0.5	22	<u> </u>	-0.75	39	<u> </u>	-1	90		10.7			8.8E-11	NB.			1	+-	_	Steeper slo
07-2		301	4	-2	-0.5	79	NA	-1_	198	NA.	-1.5	351	NA_	11.7	26.2	1.7E-14		NB		4,7	38	1	<u> - Y</u>	1
07-2		301	4	-2	-0.5	79	NA	-1	198	N/A	-1.5	351	NA.	11.7	26.2	1.9E-14	4.6E-10	NB	<u> </u>	4,7	↓	1	<u> </u>	1
07-2		301	5	-1.6	-0.75	63	NA	-1	86	NA.	-2	45700	18					NB		4,6	30		<u> </u>	1
07-2	34	309	6	-1.5	-0.75	164	NA.	-1	231	NA.	-2	633	NA.	1	Τ			NB		4,6	30	1	ĽΥ	1
01-2	139	309	+-°-	1	1-0.13	<del>  '''-</del>	<del>  "</del>	_	1	1	<del></del>	T		1		1		Τ	1	1				)
	+	+	<del> </del>	1	1.5	<19	NA.	-2	-21	NA.	-2.5	<27	NA	<del>1</del> -	1		1	800	17	5	27	1.5	п	As. Contac
39-1	2	14	24	•1.2	-1.5							22	NA.	+	<del></del>	t —	1	800	<del> </del>	3.7	28	_	V	Poor I
39-1	7	3	62	-1-	-1	6	NA.	-1.5	8	NA NA	-2.5	- "	NA	+	<del></del>	<del>                                     </del>	+	800		3.6	24			1
39-1	9	6	22	-1	1		<u> </u>	-2	31	NA.		<b></b>	₩	<b>↓</b>		<del> </del>		800	4	+	+	<del></del>	+-	1
	1								1	<b></b>	-	<b> </b>	-	-		<del>   </del>	<del> </del>	<del> </del>	+	+	+	+	+	4
	7	104	7	-2.5	-1	28	NA	-2	120	NA.	-2.5	269	NA.	17.8	30.8	6.4E-20		1—	<del> </del>	4	+	4	₩-	4
39-3										1 4:4						1.1E-16	6.0E-12		1	1	•	4	1	,
	+	104	7	-2.5	1 -1	28	NA.	-2	120	NA_	-2.5	269_	NA	10.8	25.7	1,12-10					-		<del></del>	4
39-3 39-3 39-3	7	104	7	-2.5 -3	-1	38	NA_	-2	188	NA NA	-2.5	453	NA NA	10.8 10.8	25.7	1.1E-16					1=	3 3		1

#### 3 EPITAXIAL GROWTH

#### 3.1 Epitaxial Wafer Selection

We selected a number of epitaxial runs to optimize and learn the behavior of the dark current as a function of the epitaxial growth parameters. We chose the 25  $\mu m$  epi with an arsenic concentration of 5 E 17 cm $^{-3}$  as the baseline. The strategy was to investigate the effect of arsenic concentration and epi thickness on the dark current. We prepared a set of parametric experiments around the baseline and changed, one at a time, the key parameters that we thought would affect the dark current. Table 3.1 lists the selected epitaxial layers.

TABLE 3.1 Number of wafers with the arsenic concentration and epitaxial thicknesses selected for this investigation.

RUN	ARSENIC CONNECT. (xE17 cm <sup>-3</sup> )	THICKNESS (MICRONS)	NUMBER OF WATERS
Sb Transparent	Contact		
BASELINE	5	2 5	1 6
NASA2	5	1 5	8
NASA3	3	2 5	8
NASA4	7	1 5	8
As Transparent	Contact		
NASA5	5	2 5	8
NASA6	5	2 5	1 6

Starting with the baseline thickness, we decreased the thickness to 15  $\mu m$  (runs NASA 2 & 4). The parallel SAO program needed 35  $\mu m$  epi to optimize operation at 6.3 and 8 microns. Thus, we did not increase the thickness to investigate the effect of thicker layers - the SAO runs would provide this information. To conserve the high quantum efficiency we increased the arsenic concentration in run NASA 4. We also decreased the arsenic concentration from

5 to 3 E+17 cm-3 to see if lower concentration improved the dark current, ever if it was at the expense of lower quantum efficiency.

We also wanted to investigate the dark current properties of arsenic transparent contacts. Arsenic has a higher activation energy than Sb, thus it is possible that the As contacts may result in lower dark current. Nevertheless, As diffuses much faster in Silicon than Sb. During the hot etch in the epitaxial reactor, necessary to prepare the wafers for a clean and defect-free epi growth, the diffusion broadens the As concentration. This requires a heavier does of As to keep the peake concentration above the metal-insulator transition and avoid freeze out of the contact. The result is a higher absorption in the contact and lower quantum efficiency.

We tried two runs using the As contacts; the first, NASA 5, with the regular "in situ" etch, and a second, NASA 6, with only the etch due to the natural oxide grown on the surface of the wafer, about 200Å. The etched run could result in lower quantum efficiency, because of possibly poor electrical contacts as the etch removes the implanted arsenic, but better crystal quality, while the non etched wafers (or minimally etched wafers) should result in higher quantum efficiency but possibly poorer epi layers with more crystallographic defects.

Table 3.2 shows the number of wafers that we implanted with As and the implant concentrations and energies used.

TABLE 3.2 Arsenic concentrations and implant energies used for the arsenic transparent contact experiment.

RUN NUMBER	ARSENIC DOSE (xE14 cm <sup>-2</sup> )	IMPLANT ENERGY (keV)	NO. OF WAFERS ETCHED	NO. OF WAFERS NON- ETCHED	
а	5	5 5		2	
b	7	5 5		2	
С	7	8 0	4	2	
d	7	120		4	
е	1 2	8 0	4	2	
f	1 2	120		4	

#### 3.2 Epi Growth

The first step in the epi growth process is to grow as many 8  $\mu$ m epi layers on high purity silicon wafers as needed, until we prove that the residual impurity concentration is below 2 E+12 cm<sup>-3</sup>. We achieved a purity of about 1E+12 cm<sup>-3</sup> before we started growing the epitaxial layers.

The next step are the calibration runs. Prior to growing the program epi we need to calibrate: (1) the etch rate, to know exactly how many Angstroms of silicon we need to remove from the surface of the wafers, (2) the epi growth rate and the uniformity calibration, and (3) the flows and temperatures setting to achieve a desired arsenic concentration.

From the Spreading Resistance Profile (SRP) measurements on calibration runs we noticed that some wafers had lower Sb concentration in the contact than we desired, so we sent half the wafers for an additional Sb implant at Krokos (a small company in Tustin, California, which SBRC and Hughes has used extensively for special implants) to assure that we had a sufficiently high concentration at the surface of the wafer prior to epi growth. A poor transparent contact, either too high or too low a Sb concentration, could make the detectors inoperable.

The epi wafers were all fabricated in April 1996 and delivered to SBRC for processing on 1 May. SRP measurements indicated that all the lots were processed correctly, the desired thicknesses were achieved between +/- 1  $\mu m$ , the As concentration in the detecting layer was achieved within ten percent of the desired value, the blocking layer reached the 1E14 cm $^{-3}$  desired concentration, and the buried transparent contacts had the desired Sb concentration. Figure 3.1 shows the profile measured on a test wafer after growing the detecting layer. These measurements were performed at MED. Figure 3.2 shows the measurements on the completed run, including the blocking layer. These SRP measurements were performed at Solecon Laboratories (Tustin, California) a company that specializes in testing materials and wafers. These tests confirmed the work and measurements performed at MED.




Figure 3.1 SRP qualifies the epi run by showing the right concentration at the transparent contact and at the detecting layer.




Figure 3.2 SRP at Solecon Laboratories, performed at the end of the detector process, confirms the epitaxial profile on the NASA 5 epi run.

In addition to the work detailed above, we fabricated three epi runs for the IRAC program. The IRAC runs emphasized thicker epi layers with higher As concentration to optimize operation at the lower wavelength bands (6 to 8 microns). These epi runs were fabricated under the SAO contract.

#### 4 DETECTOR FABRICATION

#### 4.1 Wafer Selection

There was some evidence that the simplified three masking process step, an exact subset of the standard SBRC six masking step, resulted in better dark current. An IBC detector tested at NASA Ames that had very low dark current came from a three masking step lot. Thus, we wanted to test this theory. Table 4.1 lists the wafers we selected for the three and the six masking step lots.

The primary difference between the 3 and 6 masking step processes is in the way pixels are delineated. The three masking step process uses the simpler approach of etching into the silicon between the pixels. The 6 masking step implants a heavily doped channel stop between the pixels which then is passivated with an oxide layer. In principle the 6 masking step process should yield a better passivated surface.

The first column of Table 4.1 identifies the epi run type. In addition to choosing the wafers fabricated in this program, we added wafers from the SAO program and other inventory wafers, used in previous IBC lots (the CRC778 and the CRC707 lots), that resulted in very low dark current detectors.

The second and third columns list the specific wafers selected for the three and the six masking step process.

As stated above, half the wafers were sent to Krokos for an extra implant to assure that the transparent contact peak concentration was sufficiently high that it did not freeze at 5K. The fourth column identifies those wafers that have received this additional implant.

The epitaxial information we have available for each of the runs is listed in the next three columns and applies to all the wafers of that particular run.

The final column lists the design parameters. Comparing these numbers to those in the previous three columns we can see that MED met, as much as we could tell at that time, all the specifications.

The runs identified as NASA 1 and 2 have wafers with a variety of Arsenic transparent contacts, as shown in Table 3.2

TABLE 4.1 The wafers selected for the three and six masking step lots include wafer from all the epi varieties.

All of these wafers have been cleaned and a photoresist coat has been applied to the epi side to protect the surface while we polish the opposite side of the wafer.

ABLE	II - LOT \	<b>NAFERS</b>	FOR THE	3 AND 6 M	ASKING	STEPS	
					Antuni	Actual	Design
EPI run	Waler	Wafer	Implanted	Actual	Actual	Actual	parameters
	Numbers	Numbers	at Krokos?	Concentration	thickness	Contact	(concn/thickn)
	3 MS	6 MS		<del> </del>			(concidentificking
				1-505.47	25		5E17/25
NASA 1	8142		YES	5.0E+17			As contact
	8144		YES				Pas Consider
	8146		YES YES	<del> </del>			
	8153		<u> </u>	+			
NASA 2	8148		YES	5.0E+17	25		5E17/25
NASA Z	8157	<b> </b>		0.02117			As Contact
	8158		YES	<del>                                     </del>			
	8163		YES				
	0103			1			
NASA 3	8094	8095	NO	1			3E17/25
.1000	0007			1			
NASA 4	8082	8083	YES	5.0E+17	24		5E17/25
HAOA 4	8075	8076	CN				BASELINE
	1						
NASA 5	8092	8091	YES	5.0E+17	15		5E17/15
	8086	8087	NO.			<b>└</b> ──	
						L	
NASA 6	8120	8122	YES				7E17/15
•	8118	8117	NO_				
						<del> </del>	
SAO 1	8108	8106	YES	5.0E+17	35	3.2E+18	5E17/35
	8102	8103	NO_	_ <b>.</b>		<del>  </del>	
	8109	8110	YES			<u> </u>	
	ļ				<u> </u>		7E17/25
SAO 2	8130	8131	NO_		<del> </del>	1	7517725
	8126_	ļ	YES		<del> </del>	<del> </del>	
	<u> </u>	<u> </u>		<del>-</del>		<del> </del>	
2125	0405	0407	YES	<del> </del>	<del> </del>	<del> </del>	7E17/35
SAO 3	8139	8137	NO NO	<del>- </del>		<del>                                     </del>	
	8135	8132 8141	YES	<del></del>	<del>                                     </del>	1	
	8140_	0141	<u>'B</u>	+	<del>                                     </del>	†	
W CODO 5	DOMESTICAL PROPERTY.	NG INVENTO	YRV				
WALEHO!	TUM EUSII	TO BY CALC	<del>1''</del>		T -		
770 4	8000	+	<del> </del>	5 TO 7 E17	29		
778-1	8008	<del></del>	-	1	1		
	8026	<del> </del>		<del></del>		1	
	8037	+			T		
	6037	+	1		1	1	
707-2	RUN 1-A	/O-1-12	<del>                                     </del>	4 TO 7 E17	27-30		
701-2	RUN 2-A		1	<del>                                      </del>			
	RUN 3-A		<del>                                     </del>				
	RUN 4-A		<del> </del>		1	1	

#### 4.2 Detector Wafer Processing

The 45 wafers selected for processing, listed in Table 4.1, were back-polished and underwent the three and six processing steps. Seven wafers from the initial three masking step lot (and six SAO wafers) were improperly etched, destroying the entire epi region. This was due to using a smaller beaker to etch the wafers. We replaced these wafers with other wafers from the same epi runs. The initial process steps of the 13 wafers was accelerated to catch up with the rest of the lot. Table 4.2 lists the wafers that were lost at the etch step and the replacement wafers.

Table 4.2 NASA wafers that were replaced

	WAFER	WAFER
EPI RUN	LOST	REPLACED
NASA 1	8146	8147
NASA 2	8148	8149
	8157	8158
	8165	8164
NASA 4	8082	8084
NASA 6	8120	8121
	8118	8119
707-2		WAFER 7
(SAO1	8108	8111
SAO2	8130	8129
SAO3	8139	8138
	8140	8136
778	8037	8038)

#### 4.3 Back End Processing

The two lots, three and six masking steps, were completed in August 1996. From the 45 wafers that completed processing we selected 20 wafers to continue with indium bumps, dicing and hybridizing detector die to fanouts for full detector characterization. Table 4.3 lists the wafers selected for further processing. The selection criteria was to chose the wafers that better represented the experimental parametric matrix that we generated at the beginning of the program (see section 3.1). If

necessary, based on data taken on the selected wafers, we would go back and process other wafers.

Table 4.3 Wafers selected for further processing

	I					
WAFER	LOT	EPI run	Epi	As epi layer	Comments	
NUMBERS	NUMBER		Thickness	Concentration		
			(μm)	(xE+17)		
OT 11 D (FIF	RST 10 WAFERS	TO BE PR	OCESSED			
8011	11	778-1	29.0	5 to 7		
8084	11A	NASA4	24.0	5.0	BASELINE	
8092	11	NASA 5	15.0	5.0		
8111	11A	SAO 1	35.0	5.0	BASELINE	
8121	11A	NASA 6	15.0	7.0		
8129	11A	SAO2	25.0	7.0		_
8135	11A	SAO3	35.0	7.0		
8142	11	NASA 1	25.0	5.0	As contact	
8164	11A	NASA 2	25.0	5.0	As Contacts (E	tched)
AVO # 7	11	707-2	30.0	4 TO 7		
			·		<u>                                     </u>	
OT 11 E (SE	COND 10 WAFE	RS TO BE F	ROCESSED			
8026	11	778-1	29.0	5 TO 7		-
8075	11 .	NASA 4	24.0	5.0	BASELINE	
8083	12	NASA 4	24.0	5.0	BASELINE	
8094	11	NASA 3	25.0	3.0		
8102	11	SAO 1	35.0	5.0	BASELINE	
8106	12	SAO 1	35.0	5.0	BASELINE	
8122	12	NASA 6	15.0	7.0		
8131	12	SAO2	25.0	7.0		
8137	12	SAO 3	35.0	7.0		
8156	11A	NASA 2	25.0	5.0	As Contacts (E	Etched)
<del></del>		1				
-	1-					
NOTES	<del> </del>					
1	Lot 11 are wa	fers from th	e three mask	ing step lot		
2				ced on the three m	asking step lot	
						1
3	Lot 12 are wa	ifers from th	ie 6 masking	step lot		

We had difficulty applying photoresist onto two of the wafers. The apparent reason is that the large groove etches needed to contact the transparent back contact caused a bubble and the photoresist could not be removed. The remaining 18 wafers were properly processed and partially diced.

The mask set used to process this lot was a SBRC owned mask set (CRC 778) which contained a variety of array configurations. Figure 4.1 shows the detector wafer map. The desired arrays for the program are the 256 x 256 arrays that occupy less than a quarter of the wafer. Therefore, because we had available fanouts for the 128 x 128 array configuration (CRC 603 lot), we choose the die marked A, B, and C in Figure 4.1 to be hybridized to fanouts and used for detailed detector tests. All 18 wafers were partially diced to retrieve the three arrays (A, B, and C). From past experience we expect all the die from the same wafer will exhibit essentially the same behavior

The fanout layout is shown in Figure 4.2. We hybridized one array from each of the 18 wafers to the fanouts.




Figure 4.1 Wafer map of the CRC 778 IBC detector mask

### FANOUT #: 603C

AREA/PIXEL= 5.625E-5CM2




Figure 4.2 Layout and bonding diagram of the CRC 603 fanout used to test the 128 x 128 detector arrays

#### 5 Detector Test

#### 5.1 Test Preparation

Most of the tests that we wanted to perform were already done at the beginning of the program (Section 2) and, therefore, most of the test preparation had also been done. An unexpected complication was the use of 68 pin packages with a wider well needed to accommodate the larger 128 x128 test arrays. We fabricated an adapter for the optical stack. In addition, we broke a couple of packages when we applied the pressure needed to assure that the part is in contact with the cold finger.

We proceeded to measuring the dark current first, but we soon realized that the data could not be analyzed until we had a complete set of detector measurements including the depletion and breakdown voltages and the signal, to know that the detectors behaved correctly. The dark current tests were repeated on those parts that showed good behavior.

#### 5.2 Detector Test Facilities

The selection of the optimum detector wafers is based primarily on quantum efficiency and dark current. A key parameter for the optimum operation of the IBC detectors is the knowledge of the full depletion voltage, which tells us the concentration of the residual purity and the breakdown voltage. This is measured by performing capacitance versus voltage. At full depletion the capacitance of the detectors does not increase with voltage. The spectral response is taken on a few parts.

The actual tests performed on the detector test die are shown in Table 5.1. All tests are performed on all the samples except the spectral response which is performed only on selected parts.

Table 5.1 Wafer screen tests performed to select the most promising epitaxial wafers for good dark current and quantum efficiency.

TEST	RESULT
I vs Aj* 10K, 0 FOV	Identify Valid Pixel Group
I vs V 10K, 0 FOV	Dark Current, Breakdown Voltage
C vs V 10K, 0 FOV	N <sub>c</sub> and Full Depletion Voltage
I vs V 10K with Flux	Response vs Voltage, Peak QE
Spectral 10K (at Full Depletion)	QE vs Wavelength
l at 8K, 0 FOV (at Full Depletion)	Dark Current
I vs T	Temperature Dependence and Activation Energy

<sup>\*</sup>Aj = Area of detectors

Figure 5.1 shows the typical detector test station we used to characterize the detector test structures. The station consists of power supplies, Keithley electrometer, and function generators. The station is computer control from a MicroVAX computer. We have two dewars - a standard one chip dewar and a multichip dewar that allows us to test 12 detector test chips at a time.




Figure 5.1 Detector test station used to measure Signal and noise.

The spectral response is measured on a dual grating diffraction spectrometer by using three different gratings to measure the relative spectral response from 2 to 30  $\mu m$ . The spectra have been measured with this system. Figure 5.2 shows the schematic of the spectral station. Eighty-five percent of the documentation needed to be fully compliant with the ISO 9001 guidelines was completed while testing these arrays.




Figure 5.2 Dual Grating Diffraction Spectrometer measures relative spectral response from 2 to 30  $\mu\text{m}.$ 

Table 5.2 Shows the results obtained on the 18 parts that we tested.

Table 5.2 Test results on the 18 parts fabricated in the program

	Pro	cess				Test Resul	ts		
Epi Run	Thick	As Conc	Mask	Nc	V <sub>full dep</sub>	8K Dark <sup>2</sup>	10K Dark <sup>2</sup>	QE <sub>peak</sub> x G <sup>3</sup>	SCA
	μm	10 <sup>17</sup> /cm3	Steps	x10 <sup>12</sup> /cm <sup>3</sup>	Volts	elec / sec	elec / sec		
778-1	26	5-7	3	2.1	1.3	144	9811	0.47	Yes
NASA 4	24	5	3	8.1	4.51		X		
NASA 4	24	5	6	6.7	3.71	X	X		
NASA 4	24	5	3	6.2	3.41		X		
NASA 3	25	3	3	8.7	5.21	X	X		
SAO 1	35	5	3	7.6	7.11		X		
SAO 1	35	5	6	8.9	8.31		X		
SAO 1	35	5	3	6.3	6.91		X		
NASA 6	15	7	3	2.6	0.6	134	2545	0.47	Yes
NASA 6	15	7	6	3.8	0.9	22	5210	0.43	Yes
SAO 2	25	7	3	2.1	1.2	287	2775	0.44	Yes
SAO 2	25	7	6	2-8	2	49	13693	0.56	Yes
SAO 3	35	7	3	1.7	2	144	49724	0.52	Yes
SAO 3	35	7	6	1.6	2	51	15223	0.5	Yes
NASA 2	25	5	3			Shorted		•	
NASA 2	25	5	3	7.7	4.61		X		
707-2	30	4-7	3	9	7.51		X	<u> </u>	
Standard	25	4-7		0.72	0.8		12191	0.45	

<sup>1</sup> - Projected Full Depletion Voltage Based on N  $_{\text{c}}$  and Epi Thickness

#### 5.3 Detector Test Results

The first data that we analyzed from the capacitance measurements was the residual impurity, which ranged from a high of 9E12 cm<sup>-3</sup> to as low as 1.6 E12 cm<sup>-3</sup>. The parts with the high residual impurity could not be fully depleted before we reached the breakdown voltage and, therefore, we could not use them for valid and meaningful dark current measurements. The values of these parts are shown as dark in Table 5.2.

<sup>2 -</sup> Dark Current (elec / sec) at Full Depletion Scaled to 30 µm Pixel

<sup>3 -</sup> Peak Quantum Efficiency x Gain (~1) at Full Depletion

X - Data Exists, Valid Measurement at Full Depletion Voltage Not Possible

We found a correlation between the chronological order in which the epi layers were grown and the residual impurity level. We have not previously seen this effect. As a matter of fact we expected the opposite effect, that as we grew more epi runs after the initial clean, the epi would become contaminated. Typically we cleaned the reactor after 8 to 12 epi runs. This indicates that either the arsine line was contaminated and it cleaned itself as we grew more layers or perhaps a contamination occurred from a dirty wafer or other source prior to starting the program epi runs. The runs done at the end resulted in better parts than those done at the beginning. This inverse relation between purity and order of fabrication is not expected and we do not think this observation is scientifically relevant.

We also measured the signal response of the detectors through a spike filter centered at 7.25  $\mu m$  that was fully depleted and calculated good responsive quantum efficiencies, greater than 40 percent.

Three detectors were selected for spectral response. Figure 5.3 shows the spectral response of three arrays of different thickness. The response is what one would expect, as the thickness increases the response at the lower wavelengths improves.




Figure 5.3 Spectral response from three IBC arrays of different detecting region thickness show improved response at the lower wavelengths as the detecting thickness increases.

#### 6 Readouts

For this program, we purchased two CRC 744 readout wafers from the SAO program. These were wafers 7 and 21. Wafer 7 was fabricated on the standard MED 5  $\mu$ m, 4 ohm-cm epi. This wafer had 23 good die at probe test. Wafer 21 was fabricated on 3  $\mu$ m, 18 ohm-cm Lawrence Semiconductor epi especially fabricated for low noise at temperatures below 15K. This wafer had 14 electrically good die.

The CRC 744 arrays have been thoroughly tested at SBRC, the University of Rochester, and at NASA Ames. These tests have shown very low noise and power dissipation on the 744 readout. A hybrid using an early IBC detector was loaned to NASA Ames for initial tests.

The architecture of the CRC 744 readout is shown in Figure 6.1. The active array contains 256 x 256 unit cells. The pixels are addressed by a shift register that sequentially selects each one of the 256 rows (slow scanner). At the end of each column there a is a column amplifier and a multiplexer (fast scanner). The array has four outputs that read the columns in an interleaved fashion; Output 1 reads columns 1, 5, 9,... 253, Output 2 columns 2, 6, 10,.... 254, Output 3 columns 3, 7, 11,.... 255 and output 4, columns 4, 8, 12,... 256.




Figure 6.1 Architecture of the CRC744 readout

Figure 6.2 shows the unit cell signal path. The photocurrent from each detector is integrated onto the input capacitance. When the "rowen" switch is turned on the voltage on the input capacitance is read onto the column bus and then to the output through a buffer amplifier. The unit cells in that row and the columns are then reset.




Figure 6.2 Signal path of the CRC744 readout.

#### 7 SCA Fabrication

Based on the data from Table 5.1 we selected detector die from wafers 8026, 8121 and 8122. These were the three NASA wafers that had low enough residual compensation to assure full depletion. We diced the 256 x 256 region from each of the three wafers and selected two die from each wafer. These hybrids were bonded, using the bonding diagram shown in Figure 7.1 and sent to the test lab for characterization. Table 7.1 lists the assemblies and which readouts and detector wafers were used for hybridization.

Chip Carrier = 0.955" sq Chip = Approx. 0.372" sq




Figure 7.1 Bonding diagram of the IBC SCAs (744/778)

Table	7.1	SCA	Assembly	history
-------	-----	-----	----------	---------

ASSEMBLY ID	READOUT WAFER	DETECTOR WAFER	EPI RUN
	744-1-7-C7	8121	NASA-6 (3MS)
006		<del></del>	
007	744-1-25-A5	8121	NASA-6 (3MS)
008	744-1-21-B5	8026	778-1 (3MS)
009	744-1-7-B5	8122	NASA-6 (6MS)
010	744-1-7-C2	8026	778-1 (3MS)
011	744-1-21-D7	8121	NASA-6 (6MS)

#### 8 SCA Test Results

Table 8.1 lists the six SCAs tested and the main results of the tests. Each array is accompanied by a separate data pack with gray plot maps and histograms of all the parameters tested. These data was taken as a screening test to assure that the arrays were properly hybridized and the performance was acceptable for further characterization at NASA Ames with a more controlled temperature and backgrounds. For example, for the calculation of the quantum efficiency we assumed an input capacitance of 40 fF, but we have not measured it. Thus, the quantum efficiency will not be accurate if the capacitance is different from that assumed.

The uniformity and operability of all these arrays is quite high. Many arrays have all pixels working and a few have just a couple of bad pixels. These six arrays should be a perfect vehicle to understand the ultimate performance of the IBC detectors on this readout configuration.

Table 8.1 Six SCAs Tested

			READ	DARK	UNIFORMITY
	BIAS (V)	Q.E.	NOISE	CURRENT	(STD DEV/AVE)
SCA ID	(VOLTS)	(%)	(e-)	(aA)	(%)
006	0.7	5 6	3 1	3.9	7.1
007	1.5	6 6	4 4	0.56	7.5
008	1.0	3 8	102	?	5
009	1.25	5 9	27	1.9	6.7
010	1.5	4 0	8 9	4.5	5.5
011	1.0	2 3	2 7	0.28	4.5

All the SCAs had a power dissipation well below 1 milliwatt. Table 8.2 lists the biases used for Assembly 011. All the voltages for the other SCAs were the same except for the detector bias, which changed depending on what detector we were testing.

Table 8.2 Biases and clock values used to test SCA 011. All other SCAs were tested in a very similar manner.

#### FPA# IBC-011

BIAS NAME	CURRENT	<b>VOLTAGE</b>	POWER
VDDCL	-1.52E-06	-1.90	2.89E-06
VGUARD	0.00E+00	-3.00	0.00E+00
VSSSCAN	-4.70E-05	-1.00	4.70E-05
VDET	0.00E+00	-3.00	0.00E+00
VRSTUC	0.00E+00	-3.00	0.00E+00
VDDUC	-1.85E-04	-3.00	5.55E-04
VGG1	-3.94E-06	-3.00	1:18E-05
VSS1	0.00E+00	0.00	0.00E+00
VGG2	0.00E+00	0.00	0.00E+00
VSS2	0.00E+00	0.00	0.00E+00
VDDOUT	-6.17E-05	-1.20	7.40E-05
	TOTAL P	OWER DISSIPA	TION= 6.91E-04 WATTS
	TOTAL P	OWER DISSIPA	TION= 6.91E-04 WATTS
CLOCK NAME	TOTAL P	OWER DISSIPA HIGH RAIL	TION= 6.91E-04 WATTS
	TOTAL P	HIGH RAIL	LOW RAIL
PHISYNC S	TOTAL P	HIGH RAIL	LOW RAIL
PHISYNC S PHI 1 S	TOTAL P	-1.00 -1.00	-7.00 -7.00
PHISYNC S PHI 1 S PHI 2 S	TOTAL P	-1.00 -1.00 -1.00 -1.00	-7.00 -7.00 -7.00
PHISYNC S PHI 1 S PHI 2 S PHISYNC F	TOTAL P	-1.00 -1.00 -1.00 -1.00 -1.00	-7.00 -7.00 -7.00 -7.00 -7.00
PHISYNC S PHI 1 S PHI 2 S PHISYNC F PHI 1 F	TOTAL P	-1.00 -1.00 -1.00 -1.00 -1.00 -1.00	-7.00 -7.00 -7.00 -7.00 -7.00 -7.00
PHISYNC S PHI 1 S PHI 2 S PHISYNC F PHI 1 F PHI 2 F	TOTAL P	-1.00 -1.00 -1.00 -1.00 -1.00 -1.00	-7.00 -7.00 -7.00 -7.00 -7.00 -7.00 -7.00
PHISYNC S PHI 1 S PHI 2 S PHISYNC F PHI 1 F	TOTAL P	-1.00 -1.00 -1.00 -1.00 -1.00 -1.00	-7.00 -7.00 -7.00 -7.00 -7.00 -7.00

All SCAs had excellent operability. Figure 8.1 shows the quantum efficiency gray map of SCA 011 measured at 7.25  $\mu$ m. Even the points that look dark on the gray plot have an acceptable response, therefore, they are included in the standard deviation. None of the 65536 pixels were rejected. Many of the other arrays had similar gray plots.

# Quantum Efficiency (400K-293K), SCA #IBC

Part # CRC-744-1-21-D7 Register # 998

Serial # SCA #IBC-0118 Secondary acquisition # 10

Operator: Michael S Smith Date acquired: 29-APR-1997 10:28:59.16

Version: VMS 5.4-3, IFPATS 1 V1.0.0 Date printed: 29-APR-1997 13:09:14.97

VRSTUC, VDDUC, VGUARD=3.0; VSSSCSAN=1.0; VGG1=3.0; VDDOUT=1.2;

Aperture: 0-1, DC flux: 3.140E+07, AC flux: 3.819E+09

Vdet bias: +0.500 volts

Tint: 1.000 sec, Gain: 50.0, Frames: 10, Temp: 5K, 2DFPA Dewar

Outputs#1 - 4

Register # 998

Secondary acquisition # 10

Date acquired: 29-APR-1997 10:28:59.16

Date printed: 29-APR-1997




Figure 8.1 Gray plot of the quantum efficiency of SCA 011.

#### 9 Conclusion

SBRC performed all the tasks stated in the Statement of Work, processing and testing more wafers and devices than initially planned. Although the program was performed at cost, the deliveries were about six months late; however, we delivered a few more parts than the program initially requested.

Technically, we were able to fabricate parts that appear to have very good performance and very low dark current. Nevertheless, because some of the epi runs yielded parts that could not be fully depleted, we were not able to have sufficient variations to fully understand the dark current mechanism.

For this program SBRC also initiated the careful testing of detectors at very low temperatures and backgrounds, something that we have not had much experience. The temperature and the background were very stressful on our testing facilities.

SBRC is now better positioned to proceed with the additional work of fabricating low dark current SCAs for ultra low backgrounds and temperatures.

SBRC fabricated on this program detectors with very low dark current and relatively high arsenic concentration. This is encouraging since we were concerned that higher arsenic concentration would lead to higher (perhaps unacceptably high) dark currents. Unfortunately we were not able to compare this performance to lower-doped detectors. Some of the other factors that we hoped to explore did not work out, simply due to the much higher than anticipated compensating impurity concentration. To deconvolve these effects will require future effort. However several noteworthy observations were achieved.

The six mask process consistently yielded dark current that dropped more rapidly with decreasing temperature than did the three mask process. This is surprising since the difference in processing primarily affects the silicon surface, which we did not believe played a significant role in the dark current. The difference in slope do not lead to huge differences in dark current at 8K, but it will be important to determine the difference at lower temperature using SCA measurements.

Processing the old epi material with the new lot for this program yielded dark currents that were not radically different from the earlier devices fabricated from wafers in the same epi run. This is encouraging since it implies stability of the process and consistency of operation on wafers fabricated from the same epi run. It also demonstrated some process robustness that makes processing only a second order effect on dark current. Again, SCA measurements at lower temperature may indicate more significant differences due to processing.

It is difficult to draw conclusions at this time on the dependence of dark current on electric field strength. The variability on compensation from run to run will require a great deal of analysis to deconvolve it from other effects. We hope to study the bias dependence of the heavily and lightly compensated detectors to infer something about the electric field effects in a future program.

## REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operations and Reports, 1215 Jefferson Davis Highway, Surfe 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	3. REPORT TYPE AN	D DATES COVERED
Haciret one outst freeze matthy	MAY 96	DRAFT	SEPT 95 - MAY 97
4. TITLE AND SUBTITLE  Development of 256 x 256  Infrared Detector Arrays  6. AUTHOR(S)  George Domingo		nd Conduction	5. FUNDING NUMBERS NAS2-14321 (MXD)
George Domingo			
7. PERFORMING ORGANIZATION NAME	(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION REPORT NUMBER
SBRC			DM LK90-0015
9. SPONSORING/MONITORING AGENC	Y NAME(S) AND ADDRESS(ES)		10. SPONSORING / MONITORING
NASA - Ames Research Cen		CA	AGENCY REPORT NUMBER
11. SUPPLEMENTARY NOTES			
129 DISTRIBUTION/AVAILABILITY STA	TEMENT		12b. DISTRIBUTION CODE
See Handbook NHB 2200.2			
13. ABSTRACT (Maximum 200 words)			
This report describes the technology program to delow dark current, high quality the program fabricated so to 35 microns thick at Arsenic concentration of not yield because of excand the ones with higher dark currents and good quality from the best detect delivered the hybrids to of the detectors.	evelop Impurity Band quantum efficiency, a several epitaxial ground analyzed the perfect these epitaxial lay essive residual impurantum efficiency.	Conduction (IBC and with good reports of Si:As o	c) detectors with very epeatable processes. Retecting layers from the thickness and the che epitaxial runs did nicker epitaxial layers good detectors with low pridized six detector or eadout array and
			15. NUMBER OF PAGES
14, SUBJECT TERMS			16. PRICE CODE
17. SECURITY CLASSIFICATION 18. OF REPORT	SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASSIF OF ABSTRACT	

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89) Prescribed by ANSI Std. 239-18 298-102